An asynchronous cellular logic network for trigger-wave image processing on fine-grain massively parallel arrays
نویسندگان
چکیده
منابع مشابه
Fine-Grain Multi-Thread Processor Architecture for Massively Parallel Processing
Latency, caused by remote memory access and remote procedure call, is one of the most serious problems in massively parallel computers. In order to eliminate the processors' idle time caused by these latencies, processors must perform fast context switching among ne-grain concurrent processes. In this paper, we propose a processor architecture, called Datarol-II, that promotes e cient negrain m...
متن کاملAsynchronous cellular logic network as a co-processor for a general-purpose massively parallel array
This paper demonstrates an implementation of an asynchronous cellular processor array that facilitates binary trigger-wave propagations, extensively used in various image-processing algorithms. The circuit operates in a continuous-time mode, achieving high operational performance and low-power consumption. An integrated circuit with proof-of-concept array of 24×60 cells has been fabricated in a...
متن کاملEfficient Parallel Simulations of Asynchronous Cellular Arrays
A b str act. A defin itio n for a class of asy nch ronous ce llular arrays is proposed. An exa mp le of such asy nchrony woul d be indep endent Poisson arr ivals of cell iterat ions . The Ising model in the continuous time formulation of G lauber falls into t his class. Also proposed are efficient pa ra llel algorithms for simula ting these asynchronous cellular arrays. In t he algorithms , one...
متن کاملDatarol-II: A Fine-Grain Massively Parallel Architecture
In this paper, we introduce the Datarol-II processor, that can e ciently execute a ne-grain multi-thread program, called Datarol. In order to achieve the e cient multi-thread execution by reducing context switching overhead, we introduce an implicit register load/store mechanism in the execution pipeline. A two-level hierarchical memory system is also introduced in order to reduce memory access...
متن کاملLow Power Digital Design Using Asynchronous Fine Grain Logic
In this paper, a fine-grained power gating technique for an asynchronous-logic pipeline stage is proposed using locally controlled gating transistors. Pipeline stage in the AFPL circuit is consisting of positive feedback adiabatic logic (PFAL) gates that implement the logic function of the stage, and a handshake controller, that handles handshaking with the neighboring stages and gives power to...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Circuits and Systems II: Express Briefs
سال: 2006
ISSN: 1057-7130
DOI: 10.1109/tcsii.2006.869916